Dynamic Voltage and Frequency Scaling for Energy-Efficient System Design

Kihwan Choi and Massoud Pedram

University of Southern California Dept. of EE

> April 27th, 2005 NCTU, Taiwan

Outline

- Introduction and review of basic concepts
- Dynamic voltage and frequency scaling
- Workload decomposition
- DVFS targeting total system energy reduction
- Conclusion and research directions

Realities

- Power has emerged as the #1 limiter of design performance beyond the 65nm generation.
- Dynamic and static power dissipation limit achievable performance due to fixed caps on chip or system cooling capacity.
- Power related signal integrity issues (IR drop, L di/dt noise) have become major sources of design re-spins.

Transistors (and silicon) are free.

Power is the only real limiter.

Optimizing for frequency and/or area may achieve neither.

Pat Gelsinger, Senior Vice President & CTO, Intel

Industry View

BW HOME BW MAGAZINE TOP NEWS INVESTING GLOBAL BIZ TECHN

OCTOBER 4, 2004 · Editions: N. America | Europe | Asia | Edition Prefe

Customer Service Register Subscribe to BW

Get Four Free Issues

Full Table of Contents Cover Story International Cover Story Up Front The Great Innovators Readers Report Corrections & Clarifications Books Technology & You Economic Viewpoint Business Outlook

MLB.com[™] knows

TECHNOLOGY & YOU

Those Superfast Chips: Too Darn Hot

Without cooler new processors, PC makers could hit a speed bump

Intel's (INTC) recent announcement that it plans to produce new "dual-core" processors that amount to two Pentiums on a single chip drew attention mainly from hard-core techies. But it was an admission that the company's strategy for making PCs ever cheaper and faster has hit a wall: The chips are simply getting too hot. Further progress will require new technologies.


Find help

CMOS Scaling

CMOS Scaling

Scaling improves:

- Transistor Density & Functionality on a chip.
- Speed and frequency of operation \Rightarrow Higher performance.
- Scaling and power dissipation
 - Active power \uparrow $CV_{DD}^{2}f$
 - Scale V_{DD}
 - \blacktriangleright Scale V_{th} to recover speed \Rightarrow I_{leak} \uparrow
 - Standby (or leakage) power ↑
 V_{DD}I_{leak}
- Leakage power is catching up with the active power in UDSM CMOS circuits.




Background

Capacitive Power Dissipation


- The capacitive component of power dissipation is a function of:
 - Frequency
 - Capacitive loading
 - Voltage swing
 - ✤ Activity factor.


$$E = \text{Energy/transition} = \frac{1}{2} \cdot C_L \cdot V_{dd}^2$$
$$P = \text{Power} = E \cdot f \cdot a = \frac{1}{2} \cdot C_L \cdot V_{dd}^2 \cdot f \cdot a$$



Background

Short Circuit Power Dissipation






$$E_{sc}(\tau_{in}, W, C_{out}) = \sum_{i=0}^{1} \sum_{j=0}^{1} \sum_{k=0}^{1} m_{ijk} \frac{W^{i} \tau_{in}^{j}}{C_{out}^{k}} V_{DD}$$

Background

Leakage Power Dissipation



Outline

- Introduction and review of basic concepts
- Dynamic voltage and frequency scaling
- Workload decomposition
- DVFS targeting total system energy reduction
- Conclusion and research directions

Dynamic Voltage & Frequency Scaling

 DVFS is a method to provide variable amount of energy for a task by scaling the operating voltage/frequency.

Power consumption of a CMOS-based circuit is


$$P = \alpha \cdot C_{\rm eff} \cdot V^2 \cdot f$$

• Energy required to run a task during *T* is $E = P \cdot T \propto V^2$ (assuming $V \propto f$, $T \propto f^{-1}$)

• By lowering CPU frequency, CPU energy can be saved.

Energy saving with DVFS

 Example : a task with workload W should be completed by a deadline, D



 DVFS is an effective way of reducing the CPU energy consumption by providing "just-enough" computation power.

Choosing a frequency in DVFS

• Workload of a task, W_{task} , is defined as the total number of CPU clock cycles required to finish the task $W_{task} \equiv \sum_{i=1}^{N} CPI_i$ N : total number of instructions in a task CPI : clock cycles per instruction

• Task execution time, T_{task} , is a function of the CPU frequency, f^{cpu} $T_{task} = \frac{W_{task}}{f^{cpu}}$

• Given a deadline of *D*, f_{target} denotes the CPU frequency that results in T_{task} closest to *D*

$$f_{target} = \frac{W_{task}}{D} \implies T_{task} = D$$


Outline


- Introduction and review of basic concepts
- Dynamic voltage and frequency scaling
- Workload decomposition
- DVFS targeting total system energy reduction
- Conclusion and research directions

Motivation for workload decomposition

CPU-bound vs. memory-bound applications

The figure shows execution time variation according to the CPU frequency ranging from 733 MHz to 333 MHz.





Workload decomposition

 A program execution sequence consists of on-chip and off-chip work

- On-chip work : performed inside the CPU (e.g. cache hit)
- Off-chip work : performed outside the CPU (e.g. cache miss).


 An external memory access is asynchronous to the CPU

Execution time variation as a function of the CPU frequency depends on the workload composition of the task.



Energy saving via workload decomposition

 For memory-bound application programs, CPU energy can be saved with a rather low performance penalty.



DVFS with workload decomposition

 With workload decomposition, the target frequency, *f*_{target}, is calculated as

$$f_{target} = rac{W^{on}}{D - T^{off}}$$

Note that

 $D - T^{off}$

$$\left(T_{task} = T^{on} + T^{off} = \frac{W^{on}}{f^{cpu}} + \frac{W^{off}}{f^{ext}}\right)$$

target frequency without workload decomposition

 Workload decomposition—based DVFS results in lower CPU energy consumption due to more aggressive voltage scaling.

Decomposing the workload at runtime

- Utilize the embedded hardware in modern microprocessors, i.e., the performance monitoring unit (PMU).
- PMU can report 15 ~ 20 different dynamic events during execution of a program
 - Cache hit/miss counts
 - TLB hit/miss counts
 - No. of stall cycles
 - Total no. of instructions being executed
 - Branch misprediction counts.
- Based on events from the PMU, workload may accurately be decomposed at runtime.

Outline


- Introduction and review of basic concepts
- Dynamic voltage and frequency scaling
- Workload decomposition
- DVFS targeting total system energy reduction
- Conclusion and research directions

Overview of prior DVFS works


- Most DVFS methods are concerned about CPU energy reduction only
 - More precisely, dynamic portion of the CPU energy
 - Lower CPU frequency always causes less CPU energy.
- Most computing systems, however, comprise of many subsystems such as memory subsystems and peripheral devices.
 - Battery lifetime also depends on power consumption in subsystems, which is not affected by CPU frequency changes.
 - Lowering CPU frequency can cause shorter battery lifetime due to an increase in the standing and idle portions of the system energy consumption.

System energy with DVFS

 A computing system with a CPU and *n* memory and I/O subsystems



Consider a CPU-bound application as an example



DVFS for the minimal system energy


Timing constraint

- Different applications exhibit different execution time variation as a function of the CPU frequency.
- Need an accurate task execution time model as a function of the CPU frequency.
- Minimal system energy
 - Each component's power consumption must be known a priori.
 - Information about the power state of each component (i.e., active or idle state info) is also required.
- These two requirements can be satisfied by using the workload decomposition approach.

Timing constraint

• Program execution time, T $T = T^{on} + T^{off} = \frac{W^{on}}{f^{cpu}} + \frac{W^{off}}{f^{ext}}$


Given a task with workload, W^{on} and W^{off}, and latency constraint, D



System power breakdown


 Power consumption profile severely fluctuates due to alternate execution of W^{on} and W^{off}.

- ✤ W^{on} (W^{off}) results in CPU (subsystem) power consumption.
- System power consumption may thus be divided into the following components:




Obtained by simple measurements or using values in the spec.

System energy model




without decomposition

with decomposition



The BitsyX Platform

 The ADS's BitsyX board has a PXA255 microprocessor which is a 32-bit RISC processor core, with a 32KB instruction cache and a 32KB write-back data cache, a 2KB mini-cache, a write buffer, and a memory management unit (MMU) combined in a single chip.



PXA255 processor

Clock frequencies in BitsyX

- PXA255 can operate from 100MHz to 400MHz, with a core supply voltage of 0.85V to 1.3V → f^{cpu}.
- Internal bus (PXbus) connects the core and other functional blocks inside the CPU → f^{int}
- External bus is connected to SDRAM (64MB) $\rightarrow f^{ext}$
- When *f* ^{*cpu*} is changed, *f* ^{*int*} and *f* ^{*ext*} are also changed.

Frequency settings in BitsyX

• Nine frequency combinations, $F_n(f^{cpu}, f^{int}, f^{ext})$

Freq. Set	<i>f ^{cpu}</i> [MHz]	V ^{cpu} [V]	f ^{int} [MHz]	f ^{ext} [MHz]
F ₁	100	0.85	50	100
F_2	133	0.85	66	133
F ₃	200	1.0	50	100
F_4	200	1.0	100	100
F_5	265	1.0	133	133
F_6	300	1.1	50	100
F_7	300	1.1	100	100
F ₈	400	1.3	100	100
F_9	400	1.3	200	100 🗲


Performance monitoring unit (PMU)

- PMU on the PXA255 processor can report up to 15 different dynamic events at run time.
 - Cache hit/miss counts, TLB hit/miss counts, No. of stall cycles, Total no. of instructions being executed, Branch misprediction counts.

For DVFS, we use the PMU to generate statistics for


- Total no. of instructions being executed (INSTR)
- No. of stall cycles due to on/off-chip data dependencies (STALL)
- No. of Data Cache misses (DMISS)
- We also record the no. of clock cycles from the beginning of the program execution (CCNT).

Algorithm flow of the SE-DVFS for BitsyX



Execution time and frequency settings

- Execution time variation for different frequency combinations – "math", "crc", "djpeg", "qsort", "gzip"
 - "math" is CPU-bound (strongly dependent on f cpu)
 - "gzip" is memory-bound (f int & f ext dependent)



On-chip workload, Won

• Total workload, W_{task} , is modeled as:


 $W_{task} = \sum_{i=1}^{N} CPI^{i} = \underline{N} \cdot \underline{CPI^{avg}}$ CPU clocks per instruction $= N \cdot \left(\underline{CPI_{0}} + \underline{CPI^{avg}_{branch_miss}} + \underline{CPI^{avg}_{stall_on}} + \underline{CPI^{avg}_{stall_off}} \right)$ CPU clocks due to on-chip (off-chip) stalls
CPU clocks due to branch misprediction overhead
ideal *CPI* which is 1 for a single-issue processor

• On-chip workload, *W*^{on}, is given as:

 $W^{on} = N \cdot CPI_{on}^{avg} = N \cdot \left(CPI_0 + CPI_{branch_miss}^{avg} + CPI_{stall_on}^{avg}\right)$

On-chip CPI calculation

 In our previous work on XScale80200-based system (DATE'04), CPI^{avg} was obtained from the plot of CPI^{avg} vs. MPI^{avg}






events	description
CCNT	number of clock counts
INSTR	number of executed instructions
MEM	number of off-chip accesses

XScale-80200 processor

MEM is not provided by the PMU of PXA255 processor
 Instead, we used STALL and DMISS events.

Plot of CPlavg vs. SPlavg



Calculating SPI_{on} using D-cache miss

- The more D-cache miss events, the higher the probability of offchip accesses → most stalls are off-chip stalls.
- We define DPI as ratio of the number of D-cache miss events to the total instruction count.

 CPI_{on}^{max} CPI_{on}^{min} CPI_{on}^{min} CPI_{on}^{min} CPI_{on}^{min} CPI_{on}^{min} SPI^{avg} SPI^{avg}

n

 $DPI^{avg} \equiv \frac{DMISS}{INSTR}$

$CPI_{on}^{avg} = CPI_{on}^{min} + SPI_{on}^{avg} = CPI_{on}^{min} + dpi2spi(DPI)$				
DPI	dpi2spi(DPI)	CPI ^{avg} on		
DPI≤k₁	CPI _{on} ^{max} - CPI _{on} ^{min}	CPI ^{max} CPU-bound		
$k_1 < DPI \le k_2$	DF•(n-1)	$CPI_{on}^{min} + (n-1) \cdot DF$		
$k_{n-2} < DPI \le k_{n-1}$	DF•2	$CPI_{on}^{min} + 2 \cdot DF$		
$k_{n-1} < DPI \le k_n$	DF•1	CPI ^{min} + 1 · DF		
$DPI > k_n$	0	CPI ^{min} mem-bound		
k is constant: k < k < < k				

 κ_n is constant: $\kappa_1 < \kappa_2 < \dots < \kappa_n$

Calculating Woff from Toff

• W^{off} is calculated from T^{off} which is given as $T_{F_n}^{off} = T_{task}(F_n) - T_{F_n}^{on} = \frac{CCNT}{f_F^{cpu}} - \frac{W^{on}}{f_F^{cpu}}$

• T^{off} is dependent on the f^{ext} as well as f^{int} .

 Example: when a D-cache miss occurs, two operations are performed:

- Data fetch from the external memory (f ext)
- Data transfer to the CPU core where the cache-line and destination register are updated (*f* ^{int})

• Due to lack of exact timing information, we have opted to model T^{off} as: $T_{F_n}^{off} = T_{int,F_n}^{off} + T_{ext,F_n}^{off} = \frac{\alpha \cdot W^{off}}{f_r^{int}} + \frac{(1-\alpha) \cdot W^{off}}{f_r^{ext}}$

Execution time model summary


• Execution time, $T_{task}(F_n)$, in BitsyX system

$$T_{task}(F_n) = T_{F_n}^{on} + T_{int,F_n}^{off} + T_{ext,F_n}^{off} = \frac{W^{on}}{f_{F_n}^{cpu}} + \frac{\alpha \cdot W^{off}}{f_{F_n}^{int}} + \frac{(1-\alpha) \cdot W^{off}}{f_{F_n}^{ext}}$$

An α value of ~0.35 was obtained for tested applications
 The average error in predicting the execution time was less than 2% for all nine frequency settings.

System energy model for BitsyX

Using workload decomposition




$$E_{sys,F_n} = P_{sys,F_n}^{std} \cdot T + P_{F_n}^{on} \cdot T_{F_n}^{on} + P_{int,F_n}^{off} \cdot T_{int,F_n}^{off} + P_{ext,F_n}^{off} \cdot T_{ext,F_n}^{off}$$

Accuracy of the system energy model

The estimated energy consumption for "djpeg"
 The average error rate is less than 4%.

measured parameters [mW]



 $P_{int,F_n}^{off} \sim k_1 \cdot V_{F_n}^2 \cdot f_{F_n}^{cpu} + k_2 \cdot f_{F_n}^{int}$ $k_1 = 0.73 [nF], k_2 = 6.2 [V^2 nF]$

Scaling granularity


- Fine-grained SE-DVFS may be applied to non realtime applications.
- Considering the scaling overhead, frequent voltage scaling may outweigh any advantage from DVFS.
- OS quantum unit (~60 msec in Linux) is suitable as a scale unit, which is three orders of magnitude larger than the voltage scaling overhead (~500 µsec).
- Using the OS quantum, our DVFS can be applied to each process when it is scheduled.

Determining the optimal frequency setting

First satisfy the timing constraint; Next find a setting that minimizes the total system energy (*SE-DVFS*).
 Pseudo code for optimal frequency selection:


The software architecture

 The software architecture comprises of a proc interface module and a policy setting module tightly linked with the Linux scheduler, the PMU, and the freq. and voltage control circuitry on the BitsyX board.



Power measurement

Data acquisition system operates up to 100 kHz.




Experimental results (I)

Comparing two DVFS techniques:
 SE-DVFS vs. *CE-DVFS*

Resulting performance loss

CE-DVFS




SE-DVFS

Experimental results (II)

Actual power consumption of two DVFS methods
 For "gzip" with 30% target *PF_{loss}*, SE-DVFS results in 11.4% lower total system energy than CE-DVFS

CE-DVFS


SE-DVFS



Experimental results (III)

• CE-DVFS vs. SE-DVFS

 SE-DVFS results in 2% ~ 18% higher system energy savings compared to CE-DVFS



Outline

- Introduction and review of basic concepts
- Dynamic voltage and frequency scaling
- Workload decomposition
- DVFS targeting total system energy reduction
- Conclusion and research directions

Conclusion

- A DVFS policy for the actual system energy reduction was proposed and implemented, which uses online decomposition of the application workload into on-chip and off-chip components
- Based on actual current measurements in the BitsyX platform, up to 18% more system energy saving was achieved with the proposed DVFS compared with the results in the previous DVFS techniques
- For both CPU and memory-bound programs, the specified timing constraints were satisfied