Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting Ehsan Pakbaznia and Massoud Pedram

> University of Southern California Dept. of Electrical Engineering DATE-08 Munich, Germany

Leakage in CMOS Technology

- V_{dd} is reduced with CMOS technology scaling
- V_{th} must be lowered to recover the transistor switching speed
- The subthreshold leakage current increases exponentially with decreasing V_{th}
- A highly effective leakage control mechanism has proven to be the MTCMOS technique

Overview of MTCMOS

A high-V_{th} transistor is used to disconnect low-V_{th} transistors from the ground or the supply rails



Coarse-Grain MTCMOS

Coarse-grain vs. fine-grain:

- Smaller sleep transistor area
- Lower leakage
- Regular standard cell library can be used (no need to characterize new cells)



Sleep Transistor Layout



Single transistor footer switch



Single transistor header switch



Double-transistor (mother/daughter) footer switch

Sleep Transistor Placement

 Symmetric placement styles are preferred due to lower routing complexity for TVDD/TVSS and SLEEP/SLEEPB signals



Notion of Module

- (r,i) denotes the module that is formed around the ith sleep transistor in the rth row of the standard cell layout
- The cells belonging to (r,i) are those that are in the rth row and are closest in distance to the ith sleep transistor in that row



Time-dependant Current Source Model for Modules

- VVSS rail resistance between the cells inside each module is ignored
- r_{vss}, denotes the VVSS resistance between modules (r,i) and (r,i+1)
- I_{M(r,i)}(t) and I_{st(r,i)}(t) denote the module discharging current and the sleep transistor current of module (r,i)



Motivational Example

- Circuit: FO4 inverter chain
- Modules: M1 and M2
- Sleep Transistors: replaced by their linear resistive models, R₁ and R₂
- CMOS ($R_1 = R_2 = 0$) delay:103ps



Module	Module Delay	Module Peak	
	(pico sec)	Current (mA)	
\mathbf{M}_{1}	46	0.3	
\mathbf{M}_{2}	57	4.65	

Effect of Slack Distribution on Total Sleep Transistor Size

Circuit	Module Delay (ps)	Total Delay (ps)	Sleep Tx Resistance (Ω)	$\frac{\sum \mathbf{R}_{i}^{-1}}{(\mathbf{\Omega}^{-1})}$
CMOS	$T_{M1} = 46$ $T_{M2} = 57$	103	R ₁ =0 R ₂ =0	
MTCMOS	$T_{M1} = 50.6$ $T_{M2} = 62.7$	113.3	R ₁ =250 R ₂ =9	0.1151
	$T_{M1} = 52$ $T_{M2} = 61.3$	113.3	R ₁ =330 R ₂ =2	0.5030
	$T_{M1} = 48$ $T_{M2} = 65.3$	113.3	R ₁ =110 R ₂ =25	0.0491

- Total available slack: 10.3ps (10% delay penalty)
 - Case 1: uniformly distributed slack (medium)
 - Case 2: 80% for M1 and 20% for M2 (worst)
 - Case 3: 20% for M1 and 80% for M2 (best)
- Current-aware optimization: must slow down modules with larger discharge current more

Delay-Budgeting Constraints for Sizing

 Delay-budgeting constraints: non-negative slack for all nodes



- d'_n is the delay for cell $C_n \in M_i$ with VVSS voltage v_i . We can show: $d'_n = d_n + \sqrt{\frac{v_i}{V_{DD} - V_{tL}}} \frac{d_n}{d_n}$ delay increase due to MTCMOS
- To simplify the constraints we only consider the timing critical paths
 need to define the notion of path delay!

Path Delay in MTCMOS

The delay increase for path π_k is the summation of delay increases for all the gates in π_k :

$$\Delta d_{\pi_k} = \sum_{C_n \in \pi_k} \Delta d_n = \sum_{C_n \in \pi_k} \frac{R_{st_{\theta(C_n)}} I_{st_{\theta(C_n)}}^{\max[t_{\min}^{c_n}, t_{\max}^{c_n}]}}{V_{DD} - V_{tL}} d_n$$

- $\theta(C_n)$ is the index of the module that cell C_n belongs to
- R_{st_i} is the linear resistance value for *i*th sleep transistor
- *R*_{st_i} is inversely proportional to *W*_{st_i} (width)
 I^{max[t^{Cn}_{mn}, t^{Cn}_{max}]} is the max current value flowing through *R*_{st_i} during the time window [t^{Cn}_{min}, t^{Cn}_{max}] when cell C_n is switching

Module Current Example

 The module current is the time-indexed summation of the expected currents for all the cells inside the module



Delay-Budgeting (DB) Sizing Problem

• Clock cycle is divided into *N* equal time intervals. t_j is the beginning time of the *j*th interval. $I_{M_i}(t_j)$ is the switching current of module M_i at time t_j .



BCM and MCM

The delay-budgeting constraints can be written as:

 $\sum_{i=1}^{m} a_{ki} R_{st_i} \leq \text{DDR}_{MAX} \times d_{max}; \quad 1 \leq k \leq K$

 Definition 1- At any given step of the sizing algorithm, the most critical module (MCM) is the module with the maximum delay contribution in the K most critical paths:

$$MCM = \underset{M_i}{\operatorname{arg\,max}} \sum_{k=1}^{K} a_{ki} R_{st_i}$$

- Definition 2- At any given step of the sizing algorithm the best candidate module (BCM) is defined as the module whose sleep transistor upsizing by a certain percentage will result in the largest delay improvement for unsatisfied paths.
- One can show:

$$BCM = MCM\left(\left\{\pi_k \mid 1 \le k \le K, \Delta d_{\pi_k} / d_{\pi_k} > DDR_MAX\right\}\right)$$

Current-Aware Optimization

- Definition 3- Least-cost BCM (LBCM) is the BCM whose sleep transistor upsizing will result in the minimum increase in the objective function
- Lemma- LBCM can be calculated as:



 At each step of the algorithm, this lemma makes the proposed algorithm a current-aware optimization algorithm

Algorithm (step 1)

Step 1- Initialization (NM constraints)

Algorithm: Slp_Initialize(I_{Mi}(t), VVSS_MAX)

- 1: /*Initializing variables*/
- 2: **for** *i*=*l* to M **do**

$$3: \qquad R_{st_i} = R_{MAX};$$

4: end for

5: calculate
$$I_{st_i}(t_j)$$
 and $v_i(t_j) = R_{st_i} I_{st_i}(t_j)$ for all i, j ;

- 6: while $(v_i(t_j) > VVSS_MAX \text{ for some } i \text{ or } j)$ do
- 7: M_m =FindMinModule{VVSS_MAX $v_i(t_j)$ };

8:
$$R_{st_m} = VVSS _ MAX / I_{st_m}(t_j)$$
 for all j ;

- 9: update $I_{st_i}(t_j)$ and $v_i(t_j) = R_{st_i}I_{st_i}(t_j)$ for all i, j;
- 10: end while
- 11: **return** R_{st_i} for all *i*;

Algorithm (step 2)

Step 2- Optimization (DB constraints)

Algorithm: Slp_Sizing(R_{sti-initial}, *I_{Mi}(t)*, VVSS_MAX)

1: calculate
$$I_{st_i}(t_j)$$
 and $v_i(t_j) = R_{st_i - initial} I_{st_i}(t_j)$ for all i, j ;

2: while
$$(\min_{\text{slack}} < 0)$$

3: find *LBCM* and
$$m=LBCM$$
;

4:
$$R_{st_m} = R_{st_m} - \alpha R_{st_m};$$

5: update
$$I_{st_i}(t_j)$$
 and $v_i(t_j) = R_{st_i}I_{st_i}(t_j)$ for all i, j ;

6:
$$\min_{slack} = \infty$$

7: **for**
$$k=1$$
 to $K, j=1$ to N

3: **if**
$$(\Delta d_{\pi_k} - \text{DDR}_MAX < \min_slack)$$

9: min_slack =
$$\Delta d_{\pi_k}$$
 - DDR_MAX×dmax;

10: **end if**

11: **end for**

- 12: end while
- 13: **return**(R_{st_i}) for all *i*;

Simulation Approach

- Max delay degradation ratio, DDR_MAX=10%
- Virtual rail resistance, $r_{VSS_i} = 0.1\Omega$
- Max number of the critical paths, K=100
- Resistance decrement factor, $\alpha 0.1$

Circuit	# of cells	# of Footers	Total sleep TX width (λ)			Proposed vs.	Proposed vs
			[X]=[Chiou- DAC'06]	[Y]=[Chiou- DAC'07]	Proposed	[X] (%)	[Y] (%)
C17	7	2	53	44	16	70	64
9sym	276	30	786	715	312	60	56
C432	214	30	811	665	343	57	48
C880	467	55	1290	1173	579	55	51
C1355	546	60	1437	1597	727	49	54
C3540	1307	280	3920	3469	1679	57	52
C5315	1783	320	5799	5631	3372	42	40
Avg.			2.0	1.89	1	55	52

Conclusion

- A new sleep transistor sizing approach is proposed
- The algorithm takes a max circuit slowdown factor and produces the sizes of various sleep transistors while considering the DC parasitics of the virtual ground
- The problem can be formulated as a sizing with delaybudgeting and solved efficiently using a heuristic sizing algorithm
- The algorithm approaches the optimum solution by slowing down the modules with larger amount of discharging current more than the ones with smaller amount of discharging current, *current-aware optimization*
- The proposed technique uses at least 40% less total sleep transistor width compared to other approaches